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Abstract—The paper presents an original architecture and 
implementation of 9-bit Linearized Pulse Width Modulator 
(LPWM) for Class-BD amplifier, based on the hybrid method 
using STM32 microcontroller and Programmable Tapped Delay 
Line (PTDL). The analog input signals are converted into 12-bit 
PCM signals, then  are directly transformed into 32-bit LBDD 
DPWM data of the pulse-edge locations within n-th period of the 
switching frequency,  next requantized  to the 9-bit digital 
outputs, and finally converted into the two physical trains of  1-bit 
PWM signals, to control the output stage of the  Class-BD audio 
amplifier. The hybrid 9-bit quantizer converts 6 MSB bits using 
counter method, based on the peripherals of STM32 
microcontroller, while the remaining 3 LSB bits - using a method 
based on the PTDL. In the paper extensive verification of 
algorithm and  circuit operation as well as simulation in 
MATLAB and experimental results of the proposed  9-bit hybrid 
LBDD DPWM circuit have been performed. It allows to attain 
SNR of 80 dB and THD about 0,3% within the audio baseband. 
 
Keywords—Class-BD digital audio amplifier, Linearized Pulse 
Width Modulation (LPWM), Linearized Class-BD Double sided 
modulation (LBDD), Digital to Time Converter (DTC) 
I. INTRODUCTION 
LASS-D  amplifier has become a very popular solution 
for audio applications due to its high efficiency. In this 
amplifier a pulse code modulation (PCM) data stream is 
converted to a two level signal (pulse width modulation - 
PWM), which drives the power MOSFET switches of the 
output H-Bridge. Output waveform is converted into an analog 
signal by a low pass filter. The switching elements allow high 
efficiency, what leads to smaller heat sink and size. 
The analog audio Class-D amplifiers convert the input 
signals in the analogue domain, using most often  natural 
sampled, Class-BD Double sided (NBDD) modulation, which 
is equivalent to three-level version of Phase Shifted Carrier 
Pulse Width Modulation (PSCPWM) [1, 2, 3].  
In terms of distortion of the modulated PWM signal on the 
Differential Mode (DM) output of the H-bridge, NBDD 
modulation is superior, and has by far the most attractive 
spectral characteristics for all the other PWM methods, 
because the NBDD frequency spectrum has no harmonics of 
the switching frequency, and no intermodulation (IM) 
components around odd multiples of the switching frequency. 
Practically, effective sampling frequency for DM voltage at the 
H-bridge outputs is doubled, without increasing the transition 
frequency on the output [2, 3].  
The digital Class-D amplifier (Fig.1b) employs a digital 
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modulator to convert directly N-bit digital pulse-code 
modulation (PCM) signal input into a train of 1-bit modulated 
pulses. Two basic modulation techniques may be used: 
standard Digital Pulse Width Modulation (DPWM), 
implemented in the form of Uniform sampled modulation 
(UPWM), or multi-bit Sigma-Delta Modulation (SDM) [4-7], 
what is presented in Fig.1c and Fig.1d respectively. Class-D 
concept in such audio system provides an opportunity to 
remain the audio signal in the digital domain through the 
amplification process, and conversion  to the analogue domain 
only at the output stage [8]. 
 
 
Fig. 1. Comparison of an analog Class-D amplifier (a) with a digital one (b) 
employing, either DPWM using LPWM algorithm (c) or  SDM (d); 
Comparison of Double sided PWM: NPWM, UPWM, and  LPWM (e). 
The UPWM process is very simply, unfortunately its 
fundamental problem is inherent nonlinearity. This 
nonlinearity may be reduced through increasing the sampling 
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rate of the digital input signal (Interpolation), and application 
of precompensation linearization algorithms. [9, 10].  
The precompensation PCM-UPWM algorithms attempt to 
emulate analog NPWM best possible, using enhanced 
sampling methods as Pseudo Natural PWM (PNPWM) or 
Linearized PWM (LPWM) [11-14]. It is possible to realize 
significant improvements in linearity with the simple LPWM 
algorithm, such that modulator linearity is no longer an 
obstacle in DPWM systems. This applies in particular to 
LBDD PWM, which is equivalent to NBDD PWM with 
straight line approximated segments of analog modulating 
signals, which requires higher computational power. 
The digital value of the pulse width, calculated  with a high 
resolution of Nq-bit, is then requantized to a lower resolution of 
Nrq-bit output (Nrq < Nq), to make it possible practical 
implementation of the digital to time converter (DTC), 
converting the calculated digital LBDD output data into the 
physical pulses to drive the H-bridge power MOSFET 
switches. Practically, even for Nrq-bit requantized resolution of 
the digital output, a required modulator clock frequency CLKf
is too high to implement the DCT, therefore to circumvent the 
excessive clock speed problem, most often a hybrid DCT is 
used [12-15], which integrates the counter method and a 
method using the programmable tapped delay line (PTDL). 
Digital small power Class-D amplifiers most often use 
modulator based on a multi-bit SDM (Fig.1d), with a similar 
topology as that one employing LPWM [4-7, 11]. The 
algorithmic transformation of the digital PCM signal to PWM 
signal is moved into the closed SDM loop, thus the noise and 
distortion generated during the transformation are suppressed 
by the high gain of the forward loop of the SDM. The 
interpolation factor allows a trade-off between modulator 
linearity, dynamic range and factors relating to the power 
conversion as efficiency and power stage linearity.  
The SDM is a more linear method, if the presence of idle 
tones is reduced by dithering. However, SDM produces bit-
stream which is uniformly distributed over the oversampling 
period, causing high switching frequencies in the output power 
stage. Compared to LPWM, SDM needs a much higher 
switching frequency of the power MOSFET switches, causing 
an efficiency loss [5-8]. 
In the paper we propose an original architecture and 
implementation of an 9-bit hybrid LBDD modulator for digital 
Class-BD amplifier, using STM32 microcontroller with its 
peripherals, and additionally two integrated 3-bit programmable 
tapped delay lines (PTDLs). 
This paper is organized as follows: Section 2 presents the 
general concept of the 9-bit hybrid LBDD modulator, 
describes system clock selection and timing requirements to 
synchronize different parts of the modulator and presents 
linearized LBDD algorithm. Section 3 presents the architecture 
of the proposed modulator and the design of the DTC circuit  
using PTDL. Section 4 presents simulation and measurement 
results. The overall conclusions are given in Section 5. 
II. GENERAL CONCEPT OF THE LINEARIZED 9-BIT HYBRID 
LBDD PWM MODULATOR 
Similarly to the natural sampled NBDD PWM, the LBDD 
PWM should also generate two LBDD physical sequences of 
LBDD PWM pulses to switch the H-bridge  MOSFET switches 
of the Class-BD amplifier. One of these sequences, generating 
on the base of the discrete PCM data for the direct audio signal, 
controls the left H-bridge leg, while the second one, generating 
on the base of the discrete PCM data for the inverted audio 
signal, controls the right H-bridge leg [1-3, 11-14]. Therefore, 
architecture of the LBDD modulator may be composed of two 
synchronous linearized Class-AD double sided (LADD) PWM 
subsystems, converting at the same time direct and inverted 
audio signals, in the same way as is shown in Fig.1b,c. 
The direct and inverted audio input signals are converted into 
two 12-bit PCM data streams, then  are directly transformed 
into 32-bit LBDD DPWM data of the pulse-edge locations 
within n-th period of the switching frequency and next 
requantized to the 9-bit digital outputs. Finally, requantized 9-
bit pulse-edge locations are converted by the DTCs into the two 
physical trains of 1-bit LBDD PWM pulses, to control the H-
bridge MOSFET switches.  
A. System Clock Selection and Timing 
 The DTC with  Nrq-bit resolution, based on counter method 
in down counting mode, requires clock frequency [11-16]: 
𝑓𝐶𝐿𝐾 = 𝑓𝑐 × 2
𝑁𝑟𝑞+1  (1) 




  (2) 
where  fc is the switching frequency of the  H-bridge  MOSFET 
switches. 
To moderate an excessive requirement of high clock 
frequency, instead of poor counter method, the hybrid method 
is used [11-18]. The hybrid quantizer converts the MSB)
[( 1) : ]rqN m-  data using counter method, while the remaining 
part of the LSB[( 1) : 0]m -  data using a quantizer system based 
on the PTDL.  
Hybrid Nrq−bit LADD modulator, processing the data of 
( )rqN m-  MSBs on the base the counter method, requires 
clock frequency  CLKhf [12-16]: 
𝑓𝐶𝐿𝐾ℎ = 𝑓𝑐 × 2
(𝑁𝑟𝑞−𝑚)+1  (3) 
The quantizer processing the LSB (2:0) data comprises a 





  (4) 
In our design of 9-bit hybrid LBDD PWM, each of two 
synchronous hybrid DTCs converts 6 MSB (8:3) data using 
TIM1 and TIM8 timers with advanced control of the 
microcontroller, while the remaining 3 LSB (2:0) data - using a 
quantizer system based on the integrated 3-bit FAST TTL 
PTLD. 
The clock selection and timing of all signal processing 
blocks are based on the maximum frequency of the three 
microcontroller AHB buses: fosc = 168 MHz [19].  
According to the equations (3, 4), the clock frequency of the 
high-speed APB2 domains (connecting utilized peripheral  
devices such as TIM1, TIM8, ADC) and also the clock 
frequency of the external quantizer system based on the 3-LSB 
(2:0) PTDL, has been set at: 






= 42 MHz  (5) 
The total ADC conversion time CONVT  [19] has been set at 
the same time as the switching period cT , to avoid 
interpolation of the PCM audio data stream sampled at the 




cf  and to save significantly computation time. The 
peripheral ADC of the STM32F407xx microcontroller system 
has 16 multiplexed channels and it is possible to organize the 
conversions in two groups: regular and injected [19]. 
According to equation (3), to receive 128CONV c CLKhT T T= = , 
a regular group of five conversions has been composed 
selecting in the ADC_SQRx registers of the regular channels 
as well their order in the conversion sequence and writing total 
number of conversions in the regular group of the L[3:0] bits 
in the ADC_SQR1 register. 
 
 𝑇𝐶𝑂𝑁𝑉 = ∑ Sampling time +  12 cycles
𝐺
1 = 
   = 4 × 15𝑇𝐶𝐿𝐾ℎ + 68𝑇𝐶𝐿𝐾ℎ = 128𝑇𝐶𝐿𝐾ℎ  (6) 
So, the ADC generates the PCM audio data stream with 
frequency:  






= 328,125 kHz 






× 128 = 3,0762𝜇𝑠  (7) 






= 2,97ns  
1)  Piecewise Linear Approximation of Double Sided  
LBDDPWM 
Generated by ADC discrete PCM samples at CONV cf f=  
frequency are further interpolated by calculation of Q 
intermediate evenly distributed PCM samples. Fig. 2 shows an 
example for odd Q = 5. Using the border and new samples, we 
receive piecewise linear approximation of the digital audio 
input signal. 
Solving the crossing points between the triangular carrier 
signal and the approximated signal we obtain the PWM pulse-
edge locations ( )pt n  and ( )kt n within n-th period of the 
switching frequency (the positions of the leading edge and the 
trailing edge, appropriately). 
In the first period cT of the switching frequency, the 




 𝑡 +1 ;   for:  0 ≤ 𝑡 <
𝑇𝑐
2




 𝑡  − 3 ;   for:  0 ≤ 𝑡 < 𝑇𝑐  (9) 
In the first step of the algorithm, the necessary values of the 
normalized triangular signal are calculated and stored for the 
same time points, where Q intermediate samples are evenly 
distributed at the following distances : 




      𝑆𝑓,0 = 1  ;  𝑆𝑓,𝑘 =
−4𝑘
𝑄+1
+1  ;    𝑆𝑓 (
𝑇𝑐
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− 3,  𝑆𝑟,(𝑄+1) = 1  
For odd 𝑄 ⇒ 𝑘 = 1,2,…., (Q − 1)/2 
     𝑆𝑓,0 = 1  ;  𝑆𝑓 ,𝑘    =
−4𝑘
𝑄+1
+ 1  ;  𝑆𝑓,   (𝑄−1)/2+1 = −1  (11) 
 
 
Fig.2. Piecewise linear approximation of the digital audio input (Q = 5) 




4[𝑄 − 1)/2 + 𝑘]
(𝑄 − 1)
− 3 
𝑆𝑟,(𝑄+1) = 1  
Using a successive comparison method, we should find i-th 
range between ( )iy n  and 1 ( )iy n+  samples in which: 
𝑦𝑖(𝑛) < 𝑆𝑓,𝑖  ;  𝑦𝑖+1(𝑛) > 𝑆𝑓,𝑖+1; for  0 ≤ 𝑖 <
𝑄
2
+ 1 , for even  𝑄  
𝑦𝑖(𝑛) < 𝑆𝑓,𝑖  ;  𝑦𝑖+1(𝑛) > 𝑆𝑓,𝑖+1;  for: 0 ≤ i ≤     
𝑄−1
2
+ 1 ,  (12) 
for odd  𝑄  
A straight line passing through coordinates of two points: 
𝑖𝑇𝑐
𝑄+1
,  𝑦𝑖(𝑛)    and     
(𝑖+1)𝑇𝑐
𝑄+1
,  𝑦𝑖+1(𝑛) intersects the trailing edge of 
the triangular signal in a point determining the leading  edge 
location ( )pt n  of the PWM pulse  within n-th period of the 
switching frequency (Fig.2).  
Successive computation for all values of  
𝑛 = 0, 1, 2,...,(𝑁 − 1) , gives: 
𝑡𝑝(𝑛) = 𝑛𝑇𝑐 + ?̄?𝑝(𝑛) = 𝑛𝑇𝑐 +
𝑇𝑐[1−𝑦0(𝑛)]
4+2[𝑦1(𝑛)−𝑦0(𝑛)]
,  (13) 
 at: VT = 1V.  
It is however possible, that for larger   value of the 
modulation index M  (𝑀 < 1), there are no: 𝑖 <
𝑄
2
+ 1  
satisfying an inequalities (12) for even Q , because the two 
adjacent 𝑦𝑖(𝑛) and  𝑦𝑖+1(𝑛) samples are located in the two 
separate ranges of the  trailing and leading edges of the 
triangular signal, what is shown in Fig. 3.   
 




Fig.3. Piecewise linear approximation of the digital audio input (Q = 6) 
In this case, the approximating straight segment is passing 






















(𝑛)     ,  
 
which intersects the trailing edge of the triangular signal in a 
point determining the critical leading  edge location ( )cpt n  of 
the PWM pulse:  
𝑡𝑘(𝑛) = 𝑛𝑇𝑐 + ?̄?𝑘(𝑛) = 𝑛𝑇𝑐 +
𝑇𝑐[𝑦2(𝑛)−2𝑦1(𝑛)−3]
2[𝑦2(𝑛)−𝑦1(𝑛)]−4
,  (14) 
at: VT = 1V. 
Very similarly, we can calculate the trailing edge )(ntk  of 
the PWM pulse. Using now equation (8), describing leading 
edge of the triangular signal, after some successive 
comparison, we can find  j-th range between ( )jy n  and 
1 ( )jy n+  samples in which: 
𝑦𝑗(𝑛) > 𝑆𝑟,𝑗 ;  𝑦𝑗+1(𝑛) < 𝑆𝑟,𝑗 +1 , for 
𝑄
2
+ 1 ≤ 𝑗 < 𝑄 +  1, 
for even Q.  (15) 
𝑦𝑗(𝑛) > 𝑆𝑟,𝑗 ;  𝑦𝑗+1(𝑛) < 𝑆𝑟,𝑗 +1 ,  for 
𝑄−1
2
+ 1 ≤ 𝑗 < 𝑄 + 1, 
for odd Q. (16) 
A straight line passing through coordinates of two points: 
𝑗𝑇𝑐
𝑄+1
,  𝑦𝑗(𝑛) and 
(𝑗+1)𝑇𝑐
𝑄+1
,  𝑦𝑗+1(𝑛) intersects the leading edge of 
the triangular signal in a point determining the trailing edge 
location ?̄?𝑘(𝑛) of the PWM pulse  within n-th Tc period.  
Successive computation for all values of 




  (17) 
𝑡𝑘(𝑛) = 𝑛𝑇𝑐 + ?̄?𝑘(𝑛)  (18) 
As well in this case, for even Q and larger value of the 
modulation index M, there are no: 𝑗 < 𝑄 + 1 satisfying an 
inequalities (16), because the two adjacent ( )jy n  and 1 ( )jy n+  
samples are located in the two separate ranges of the  trailing 
and leading edges of the triangular signal.  
In the same way as  for the critical leading  edge location ?̄?𝑐𝑝
(𝑛), we can define the critical trailing edge location ( )ckt n  of 
























  and 
𝑡𝑐𝑘    (𝑛) = 𝑛𝑇𝑐 + ?̄?𝑐𝑘 (𝑛)  (19) 
Practically, to provide the THD under 0.1 % (higher Q 
results in lower THD) within the audio baseband and 
modulation index 0 ≤ 𝑀 ≤ 1, the Q coefficient may be 
1, 2 or 3Q = .  
Because the calculations of the edge locations ( )pt n  and 
( )kt n  for even Q is more complicated it is appropriate to  make 
an assumption that Q is odd and equals 1 or 3. This assumption 
results in a very simple computationally algorithm providing 
easy-going real-time calculation of the DPWM signals.  
For 1Q = , between two adjacent samples 0 ( )y n and 2 ( )y n  




, and the pulse-edge locations ( )pt n  and 
( )kt n are determined by the equations:  
𝑡𝑝(𝑛) = 𝑛𝑇𝑐 + ?̄?𝑝(𝑛) = 𝑛𝑇𝑐 +
𝑇𝑐[1−𝑦0(𝑛)]
4+2[𝑦1(𝑛)−𝑦0(𝑛)]
  (20) 
𝑡𝑘(𝑛) = 𝑛𝑇𝑐 + ?̄?𝑘(𝑛) = 𝑛𝑇𝑐 +
𝑇𝑐[𝑦2(𝑛)−2𝑦1(𝑛)−3]
2[𝑦2(𝑛)−𝑦1(𝑛)]−4
  (21) 
For 3Q = , between two adjacent samples 0 ( )y n and 4 ( )y n
three intermediate sample: 1 2 3( ), ( ), ( )y n y n y n  are generated 
with the distance: 𝑇𝑄 =
𝑇𝑐
4
, and the pulse-edge locations ( )pt n  
and 𝑡𝑘(𝑛) are determined by the equations: 
𝑡𝑝(𝑛) = 𝑛𝑇𝑐 + ?̄?𝑝(𝑛) = 𝑛𝑇𝑐 +
𝑇𝑐[1+𝑖𝑦𝑖+1(𝑛)−(𝑖+1)𝑦𝑖(𝑛)]
4+4[𝑦𝑖+1(𝑛)−𝑦𝑖(𝑛)]
  (22) 
where: if  𝑦0(𝑛) < 1   and    𝑦1(𝑛) > 0,  then  𝑖 = 0 ,    
if  𝑦1(𝑛) < 0   and    𝑦21(𝑛)  > −1,  then  𝑖 = 1     
𝑡𝑘(𝑛) = 𝑛𝑇𝑐 + ?̄?𝑘(𝑛) = 𝑛𝑇𝑐 +
𝑇𝑐[𝑗𝑦𝑗+1(𝑛)−(𝑗+1)𝑦𝑗(𝑛)−3]
4[𝑦𝑗+1(𝑛)−𝑦𝑗(𝑛)]−4
  (23)  
where: if  𝑦
2
(𝑛) > −1  and    𝑦
3
(𝑛) < 0,  then  𝑗 = 2 , 
if  𝑦3(𝑛) > 0   and    𝑦4(𝑛)  > 1,  then  𝑗 = 3   
Real-time calculations of the pulse-edge locations , both for 
the original audio signal: 𝑡𝑝
𝑙 (𝑛) and 𝑡𝑝
𝑙 (𝑛)
 
are well for the 
inverted one:  𝑡𝑝
𝑟(𝑛) and 𝑡𝑘
𝑟(𝑛), should be calculated within 
each n-th Tc period of the switching frequency. 
The calculated Nq-bit locations of the leading edge ( )pt n  
and trailing edge ( )kt n  (calculated from the above equations 
for the direct and inverted audio input signals, and indexed by l 
and r respectively) should be requantized to a lower Nrq-bit 
output resolution (Nrq < Nq). However, the truncation of the 
digital input data to Nrq -bits results in higher quantization 
noise floor in the audio bandwidth (BW). i.e. lower Signal to 
Quantization Noise Ratio (SQNR).The requantizing process 
increases the SQNR within the audio BW and moves the 
quantization noise power to an unused part of the bandwidth 
created by oversampling [9, 10].  A recursive noise shaping 
models with one or two feedback loops are shown in Fig. 4 a,b, 
in which the quantizer is modeled as an additional, 
independent added noise source [10].  




Fig. 4. Two architectures  of a recursive noise shaping model, modeled as   
added noise source: a) with 1 feedback loop, b) with 2 feedback loops. 
There are the following variables in the model: 
( )x n     - digital input (calculated Nq-bit pulse-edge locations: 
𝑡𝑝
𝑙 (𝑛), 𝑡𝑘
𝑙 (𝑛),  𝑡𝑝
𝑟(𝑛), 𝑡𝑘
𝑟(𝑛)), 
𝑒𝑞(𝑛)  - quantization error on input (independent added noise 
source), 
𝑒𝑟𝑞(𝑛) - requantizing noise source (generating after the 
truncation of the calculated N-bit digital data to rqN -bit 
resolution), 
𝑒𝑛𝑠(𝑛) - requantized noise on output (after the noise shaping 
requantizing process), 
𝑑𝑞(𝑛) = 𝑥(𝑛) + 𝑒𝑞(𝑛) + 𝑒𝑛(𝑛) -  noisy digital output (calculated 
𝑁𝑟𝑞-bit pulse-edge locations:  𝑡𝑝𝑙 (𝑛), 𝑡𝑘𝑙 (𝑛),  𝑡𝑝𝑟(𝑛), 𝑡𝑘𝑟(𝑛), 
𝐻(𝑧) - n-th order FIR filter with integer coefficients. 
The different word lengths of processed data are also marked 
in the Fig. 4. 
Assuming that the error sequence eq(n) is modeled as 
uniformly distributed white noise and is uncorrelated with the 
signal sequence drq(n), on the base the model with 2 feedback 
loops in Fig.4b, we can obtain the following z-domain 
relationship between the input - output of the system. 
𝐷𝑟𝑞(𝑧) = 𝑋(𝑧) + 𝐸𝑛𝑠(𝑧)  (24) 
𝐸𝑟𝑞(𝑧) = 𝑋(𝑧) + 𝐸𝑟𝑞(𝑧)𝐻(𝑧) − [𝑋(𝑧) + 𝐸𝑛𝑠(𝑧)] (25) 
Based on equations (24, 25), we obtain the relationship 
between the quantization noise source - represented by error 
noise eq(n) - and the requantized noise source ens(n),  defined 




= 1 − 𝐻(𝑧)  (26) 
We get the same relationship (26)  for the simpler model 
with 1 feedback loop, presented in Fig.4a. 
The noise shaping filter H(z) requires at least one sample 
delay, i.e. transmittance H(z)  can be factorized in a one sample 
delay and a normal causal digital filter. In our design, a fifth 
order noise shaping transfer characteristic NTF(z) has been 
applied: 





−5  (27) 
with: 𝑐0 = −1  ;  𝑐1 = 5  ;  𝑐2 = −10  ;  𝑐3 = 10  ;  𝑐4 = −5  ;  𝑐5 = 1 
The noise shaping process based on the model with 2 
feedback loops  achieves much lower SNR level within the 
audio baseband,  however it requires higher computational 
power. 
III. ARCHITECTURE OF THE HYBRID LBDD DPWM CIRCUIT  
USING PTDL 
Architecture of the hybrid LBDD DPWM is composed of 
two synchronous hybrid LADD DPWMs. The first of them 
LADDL DPWM generates sequences of LADDL PWM pulses 
(on the base the direct audio signal) to control MOSFETs of 
the left H-bridge leg, while the second LADDR DPWM 
generates sequences of LADDR PWM pulses (on the base the 
inverted audio signal) to control MOSFETs of the right H-
bridge leg. Because LADDL PWM and LADDR PWM circuits 
are similar, they can be implemented in the same way.  
The following description applies only to modulator LADDL 
PWM. The calculated data of the leading edge 𝑡𝑝
𝑙 (𝑛) and 
trailing edge ( )
l
kt n  locations of the LADDL PWM impulse are 
requantized to the lower 9-bit resolution, next they are divided 
into the two parts of 6 MSB(8:3) bits and 3 LSB(2:0) bits of 
the data and sequentially are rewritten into LADDL registers: 
The hybrid quantizer converts 6 MSB: ( )8 : 3d  using 
counter method, based on the STM32 microcontroller and its 
advanced-control timers TIM1 or TIM8, while the remaining 3 
LSBs: ( )2 : 0d  - using a method based on the integrated 3-bit 
FAST TTL PTLD [20].  
The  PTDL comprises a cascade of N = 8 identical delay 
cells, with a delay time 𝑡𝑑1 = 2,97ns, defined by equation 3. 
Fig. 5a shows logical scheme of the LADDL sub-circuit, 
converting 3-LSB (2:0) bits of the data, using the method  
based on the 3-bit PTDL, and Fig. 5b shows time domain 
waveforms of the control and output signals to illustrate the 
principle of operation. 
Using 6 MSB(8:3) bits of the leading edge ( )pt n and trailing 
edge ( )kt n  locations of the LADDL DPWM data, firstly two 
linearized Class-AD single sided LADS DPWM impulses are 
generated in each n-period Tc of the switching frequency.  
 




Fig.5.  Logical scheme of the sub-LADDL circuit, converting 3-LSB  bits using 3-bit PTDL (a)  
and time domain waveforms of the control and output signals (b).
The rising edges of both pulses start at the beginning of the 
Tc period, while the falling edge appears at the leading edge 
( )pt n location for the first impulse, and at the trailing edge
( )kt n  location for the second one. A timer TIM1 was used to 
generate these waveforms.  
The falling edges of both generated pulses are differentiated 
and then passed through a 3-bit PTDL. At the output of PTDL 
we get  the pulses delayed in time determined by the 
programming 3 LSB(2:0) bits of the leading edge ( )pt n  and 
trailing edge ( )kt n locations of the LADDL DPWM impulse. 
This requires to program twice the PTDL in each switching 
period nTc. At the beginning of the period nTc, we have to 
program the PTDL by the 3 LSB(2:0) bits of the leading edge
( )pt n  locations and hold these data by the first half Tc/2 
period, while at the beginning of the second half Tc/2 period by 
the 3 LSB (2:0) bits of the trailing edge ( )kt n locations and 
hold these data by the second half Tc/2 of the period.  
The output flip-flop is setting by the delated impulse 
corresponding to the leading edge ( )pt n  locations and 
resetting by by the delated impulse corresponding to the 
trailing edge ( )kt n  locations, therefore on the flip-flop output 
final 9-bit LADDL DPWM signal is generating.  
Similarly  to that described above, we receive the final 9-bit 
LADDR DPWM signal generating for the inverted audio 
signal. The difference between LADDL DPWM and LADDR 




IV. SIMULATION AND MEASUREMENT RESULTS 
The time domain waveforms and frequency spectrum 
characteristics of DPWM signals have been simulated using 
Matlab ® tools. The frequency spectrum has been estimated by 
storing a number of pulses of the LBDD DPWM output signal, 
which represents at least one period of the modulating 
waveform.  
Fig. 6 shows simulated results of time waveforms (a) and 
frequency spectrum of the 32-bit LBDD DPWM output before 
requantizition (b) and the 9-bit LBDD DPWM output after 
requantizition, using recursive model of noise shaping 
architecture with 2 feedback loops and described in the paper 
LPWM algorithm (c) for: M = 0.95,  fc = 328.125 kHz,  fm = 10 
kHz, Q = 1, where M – modulation index, Q – number of 
intermediate PCM audio samples during the interpolation 
within period Tc, fc – switching frequency, and  fm – frequency 
of the modulating audio signal. 
Simulations of THD coefficients of the LBDD DPWM 
signal, for two architectures  of recursive noise shaping model, 
as well as a comparison of THD coefficients resulting for 
LBDD, NBDD and UBDD modulations, are shown in Fig. 7. 
Figs. 7 a, b show THD coefficients of the LBDD DPWM 
signal, at: Q =1, two modulating frequencies: fm1 = 10 kHz, fm2 
= 20 kHz, and two architectures  of recursive noise shaping 
model: a) with 1 feedback loop, b) with 2 feedback loops. 
This comparison indicates that even a simple LBDD 
algorithm (at Q = 1) and noise shaping process using recursive 
noise shaping model with 2 feedback loops allows a significant 
improvement in the modulator's linearity. Furthermore, by 
introducing a larger number Q of intermediate PCM audio 
samples within period Tc, we can further reduce the THD level 
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Fig. 6. Simulation results in Matlab; Time domain waveforms of LBDD DPWM (a) ; Frequency spectrum  of the LBDD DPWM output  
at: M = 0.95, fc = 328.125 kHz,  fm = 10 kHz for Q = 1; before requantizition (b), after requantizition to the 9-bit output data (c). 
 
Fig. 7. Simulation results; THD coefficients on the LBDD DPWM output, at: Q =1, two modulating frequencies: fm1 = 10 kHz, fm2 = 20 kHz, and two  
architectures  of recursive noise shaping model: a) with 1 feedback loop, b) with 2 feedback loops ; Comparison  of THD coefficients  
for NBDD, UDDD and LBDD modulators (d) ; THD of the LBDD DPWM output versus fr = fm/fc, for different Q values. 
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of the LBDD DPWM signal and approach the THD level of the 
optimal analog NPWM modulator. This conclusion is 
confirmed by the characteristics of THD coefficients for 
NBDD, UDDD and LBDD modulators versus fr = fm/fc, shown 
in Fig. 7c, as well THD coefficients of the LBDD DPWM 
output versus fr = fm/fc, for different Q values (Fig. 7d). 
Oscillograms of two 6-MSB LADS DPWM pulses 
generating on the base counter method, using STM32 
microcontroller and its peripherals, are shown in Fig. 8 (from 
the top).  
 
Fig. 8. Oscillograms of two 6-MSB LASS DPWM impulses generating  on the 
base counter method (from top) ; Generation of 6-MSB LADDLDPWM 
impulses on the flip-flop output of the LADDL modulator (from down). 
The falling edges of both 6-MSB LADS DPWM pulses are 
differentiated and passed through the 3-bit PTDL, then used to 
set and reset the output flip-flop, what illustrates oscillograms 
in Fig.8 (from down).  
Fig.9 shows oscillograms of the time waveforms generated 
on the 9-bit hybrid  LADDL DPWM, LADDR DPWM and 




Fig.9. Oscillograms of the time waveforms generated on the 9-bit hybrid  
LADDL DPWM, LADDR DPWM and LBDD DPWM  outputs (from top to 
down, respectively). 
LADDL DPWM controls MOSFET switches of the left H-
bridge leg, while LADDR DPWM controls MOSFET switches 
of the right H-bridge leg, resulting the LBD PWM output 
signal at the H-bridge DM output. 
Reference time waveform generated on the output of the 
LBDD DPWM modulator has been used to measure spectral 
and THD characteristics, presented in Fig. 10. 
V. CONCLUSIONS 
A new and original architecture as well implementation of 
9-bit Linearized Pulse Width Modulator circuit for digital 
Class-BD  power amplifier has been proposed. Full LBDD 
DPWM processing algorithm has been implemented on the 
base the hybrid method using STM32 microcontroller with its 
peripherals, and additionally two generally available catalog 3-
bit programmable tapped delay lines.  
Extensive verification of algorithm and  circuit operation as 
well as simulation in MATLAB and experimental results of the 
proposed  9-bit hybrid LBDD DPWM circuit have been 
performed. Comparison of THD coefficients simulated in 
MATLAB and presented in Fig.7 a, b indicates, that even a 
simple LBDD algorithm (at Q = 1) using recursive noise 
shaping model with two feedback loops allows a significant 
improvement in the modulator's linearity compared to other 
types of DPWM. For higher Q values, LBDD modulator can 
further reduce THD levels, approaching the optimal analog 
NBDD modulator. 
6-MSB converter based on the counter method, uses 
relatively simple circuit implementation and exhibits perfect 
linearity of the digital to time conversion. For this purpose, all 
functional blocks in the system must be perfectly 
synchronized, as well the Tc switching period in both LADDL 
DPWM and LADDR DPWM subsystems must start at the same 
time. 
Presented in the paper original 3-LSB converter using 
integrated 3-bit programmable PTDL is also very simple and 
has high processing accuracy. All programmable delay times 
”step to step” of the PTDL are referenced to ”step zero”, which 
is referenced to the input pin. The delay time at step zero is 5 
ns, but it has no effect on the processing accuracy, because all 
leading edge ( )pt n  and trailing edge ( )kt n  locations of the 
physical train of  1-bit LBDD DPWM impulses are delayed for 
the same 5 ns time. 
The practically measured THD level at the output of the 
LBDD modulator (characteristic ( )mTHD f f=  presented in 
Fig. 10.d), have a bit higher level than that obtained in the 
Matlab simulation (Fig.6d, for Q = 1). However from a 
practical point of view, they are quite satisfactory, providing 
SNR of 80 dB and THD lower then 0,3% within the audio 
baseband up to 20 kHz. 
The advantage of the digital DPWM modulator is also the 
easy programming of the appropriate dead time at the rising 
edges of all signals driving the power stage MOSFETs, which 
allows approximately to achieve zero voltage switching and to 
prevent shoot-through currents. 
A unique advantage of the proposed 9-Bit LBDD DPWM 
for Digital Class-BD Amplifier is that it’s basic configuration  
is very simple, can be implemented using only STM32 
microcontroller, two generally available catalog 3-bit 
programmable tapped delay lines and some standard logic 
gates. 
  





Fig. 10. Spectral characteristics measured on the hybrid 9-bit LBDD DPWM  output, at the modulation frequency:  
a).  fm1 = 1 kHz, b).  fm2 = 10 kHz, c).  fm3 = 20 kHz, d) THD versus  fm characteristic.
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